## ECE 5730 Memory Systems Spring 2009

#### **More on DRAMs**




**Cornell University** 

## Announcements

#### • Exam I


- You may attend either date
  - Wednesday, March 11, 6:30-9:30pm
  - Friday, March 13, 12-3pm
- Send me an email TODAY saying which you will attend
- Those taking the exam on Wednesday are prohibited from discussing the exam until after the Friday exam
- No office hours today

## The Evolution of the Modern DRAM



## Burst EDO DRAM


• DRAM automatically increments column address internally to burst multiple units of data



# Synchronous DRAM (SDRAM)

- Asynchronous DRAMs had limited bandwidth and concurrency
  - Limited overlap of address and data phases of consecutive accesses
  - Single bank of arrays
- SDRAMs greatly increase concurrency and bandwidth by
  - Registering the inputs and outputs
  - Incorporating multiple independent banks
  - Increasing the amount of on-chip control intelligence

## **SDRAM Device Architecture**




[12.10]

## **SDRAM Commands**


Name (Function)	CS#	RAS#	CAS#	WE#
COMMAND INHIBIT (NOP)	Н	Х	Х	Х
NO OPERATION (NOP)	L	Н	Н	Н
ACTIVE (Select bank and activate row)	L	L	Н	Н
READ (Select bank and column, and start READ burst)	L	Н	L	Н
WRITE (Select bank and column, and start WRITE	L	Н	L	L
burst)				
BURST TERMINATE	L	Н	Н	L
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L
AUTO REFRESH or SELF REFRESH	L	L	L	Н
(Enter self refresh mode)				
LOAD MODE REGISTER	L	L	L	L

#### **SDRAM Access Protocol**



## Double Data Rate (DDR) SDRAM

 Address and Command buses more heavily loaded than data bus




"Mesh Topology"

The load on the addres bus is more then the dete bu

Addr & Cmd Data Bus Chip (DIMM) Select


## **Double Data Rate (DDR) SDRAM**

• Run data bus on both edges of the clock



DQS: (shared) data strobe signal controlled by the source of the data > sent from the source of act

## **DDR SDRAM I/O Architecture**




2-bit prefetch architecture

[12.17]

## **DDR2 and DDR3**

- Increased prefetch length
  - 4 in DDR2 and 8 in DDR3
- Some interface signaling changes
  - E.g., differential DQS
- Some additional commands


## **DDR2 I/O Architecture**



# **SDRAM** and **DDRx** Comparison

Variables	SDRAM	DDR1	DDR2	DDR3
Clock	100/133/166 MHz	100/133/166/200 MHz	200/266/333/400 MHz	400/533/667/800 MHz
Transfer Data Rate	100/133/166 Mbps	200/266/333/400 Mbps	400/533/667/800 Mbps	800/1066/1333/1600 Mbps
I/O width	x16/x32	x4/x8/x16/x32	x4/x8/x16	x4/x8/x16/x32
Prefetch bit width	1 bit how many bits d	2 bits syon get?	4 bits need better do	8 bits
Clock Input	Single Clock	Differential Clock	Differential Clock	Differential Clock
Burst Length	1, 2, 4, 8, full page	2, 4, 8	4, 8	8, 4 (Burst chop)
Data Strobe	Unsupported	Single data strobe	Differential data strobe	Differential data strobe
Supply Voltage	3.3V/2.5V	2.5V	1.8V	1.5V
Interface	LVTTL	SSTL_2	SSTL_1.8	SSTL_1.5
CAS latency (CL)	2, 3 clock	2, 2.5, 3 clock	3, 4, 5, clock	5, 6, 7, 8, 9, 10 clock

## **DRAM Scaling Trends**




Random row access cycle time has decreased 7% per year Transfer data rate has doubled every three years


## **DRAM Internals**

- Cell structure
- Bitline array structure
- Sense amplifier
- Decoders and redundancy

#### **DRAM Cell Structures**



## **DRAM Cell Layout**




## **DRAM Refresh**

- Cell capacitive charge leaks away over time
- Charge must be periodically restored through a *refresh* operation (row activation)
- Refresh rate has remained pretty constant across generations
  - 8192 refresh commands must be made in 64ms

bitlines will be precharged to some reference voltage.

when a word line goes high, either we dran charge to from the cap, and the

#### Bitline Array Structure sense and is differential, so it




[8.9]


## **DRAM Sense Amplifier**

- Capacitance of storage capacitor is about 1/10 that of the bitline
- Accessing a cell causes tiny bitline voltage changes
- Differential sense amplifier compares bitline voltage against reference bitline (huge gain, probably positive feedback)
- Result is amplified to digital 0 or 1
- Charge is restored to the capacitor (if a 1)
  > must restore the cap


## **Basic Sense Amplifier**




## **Sense Amplifier Operation**




## **Sense Amplifier Operation**




## (Simplified) Sense Amp Waveforms




## **DRAM Write Operation**




## **DRAM Row and Column Redundancy**



## **Standard and Spare Decoders**



## **Standard and Spare Decoders**



[8.16]

#### **Next Time**

#### **DRAM Access Protocol**